
IDEC Chip Design Contest




Low-power Low-jitter Clock Distribution Network for LPDDR5


School of Electrical Engineering, KAIST Seongseop Lee, SeongHwan Cho



Jitter Compensation Concept



Jitter Compensation Concept in Clock Distribution & TX




Proposed Architecture with Adaptive Filter for Supply Noise Compensation

Proposed Architecture with Adaptive Filter for Supply Noise Compensation

Adaptive Filter Block Diagram

Adaptiv



2020 IDEC Congress CDC

The chip fabrication and EDA tool were supported by the IC Design Education Center(IDEC), Korea.

calibrating the gain of the adaptive filter through the test mode.